I. INTRODUCTION
T IME-DOMAIN circuit simulators play an important role in the design and analysis of electric networks. Two of the most successful simulators are SPICE [1] which is normally used for the analysis of electronic and digital circuits and the EMTP [2] which is mainly used in the simulation of power systems. In these simulators the same step size is used for the entire network. As a result, the size of becomes determined by the requirements of the "fastest" network components. This quite often results in a waste of computational resources since this step size may be unnecessarily small for other parts of the network.
In the 1980's, researchers started to look into the possibility of using, within the same network, two or more different size integration steps. Certain subnetworks are less active or their state variables change very slowly when compared to others. This property is called circuit latency [3] .
A number of works have been presented to exploit circuit latency in the time-domain simulation of VLSI circuits and power systems. Most of these works are based on the "waveform relaxation (WR)" technique [4] . In WR each subsystem uses the previous iterate waveforms as "guesses" for the current state of the other subsystems. Iterations are then performed to match the solutions at all interfacing points. Even though successful implementations of WR have been reported [3] , [5] - [7] , the intrinsic iterative nature of the technique imposes limitations, particularly in the context of real-time simulation and multi-computer simulation environments. The WR advantage in simulation time due to latency exploitation is lost if the solution does not converge quickly. But, more importantly, since the solution time per time step depends on the number of iterations and this number can change from solution point to solution point, the technique is not suited for real time [8] - [10] or multi-computer simulation clusters [11] , [12] where the hardware needs to be synchronized at evenly spaced time steps with a global clock. In this paper, circuit latency is exploited using a direct simultaneous solution for the branch currents linking the subsystems. Implicit integration methods are used for the circuit equations. The complete network, with different subsystems updated at different rates, is solved without iterations. This approach combines the gain in simulation time due to the multirate solution with the robustness of implicit integration methods such as trapezoidal and backward Euler, especially suited for stiff systems.
It should be noted though, that latency exploitation using direct implicit integration methods has been previously proposed both for VLSI circuit and power system simulation. Reference [13] describes a circuit simulator for VLSI simulation using these direct methods. Its main limitation was on how the contribution from the latent part of the network is taken into account when solving only for the fast part. The contribution of the latent part was either completely neglected (as if the circuits were totally decoupled) or computed with a polynomial extrapolation of the last obtained values. Both approaches are severely limited since most latent subcircuits are not completely dormant and polynomial extrapolations are inherently inaccurate for predicting the exponential curves typical in electric networks. In [14] , an elaborate implicit integration method is proposed to overcome this limitation. The approach proposed here exploits latency using simple circuit concepts and simple integration techniques such as trapezoidal and backward Euler.
In the context of power systems, latency exploitation using implicit integration methods has been reported in [15] , [16] for transient stability studies and in [17] for electromagnetic transient studies. In [15] , the trapezoidal integration rule was used for numerical integration of the fast network components. However, in order to account for the contribution of the latent part of the network, explicit integration methods were used for the slow components, leading to inaccuracies in the simulation. In a subsequent paper [16] the authors claim to have improved their approach by using implicit integration methods for both fast and slow time scales. Although this reference does present important contributions to the subject of multirate simulation in power systems, no explanation is provided on how the influence of the latent part of the network is taken into account using only implicit integration methods. As far as electromagnetic transients simulation is concerned, the possibility of latency exploitation was studied in [17] . Some cases presented in this reference demonstrated the efficiency of latency exploitation for power system transient studies. Resynchronization of the separate solutions for different parts of the network, however, is not made clear in this reference.
Another form of latency exploitation is the utilization of variable time-step methods [18] , [19] . The idea is to dynamically adjust the step size during the simulation. If a component is identified as being latent, then its integration step may be increased. Problems arise if the latency condition is not detected properly. For example, if a component is identified prematurely as being latent, then any small error in its value will be propagated to the other components, producing errors in their solutions [3] . A more serious limitation of variable time-step methods occurs if the system presents fast transients sustained for a large portion of the simulation interval. Under these conditions, although only a few of the state variables may be affected by the fast dynamics, the time step must remain small, thus defeating the goal of increased computational efficiency. In addition, variable time-step methods are not suited for real-time simulation due to the needs of synchronized output solutions at evenly spaced time steps, as previously mentioned.
Latency exploitation as presented in this paper draws on the conceptual solution framework developed in [20] - [22] , known as "multi-area Thevenin equivalents (MATE)." MATE uses the concept of kindred subsystems [20] to split a network into subnetworks of similar solution needs. Each subnetwork is then solved with the technique that is the most efficient for the particular needs of that subnetwork. After each subnetwork has been (separately) solved with its own technique, a Thevenin equivalent of that subnetwork is obtained. The Thevenins of all subnetworks are then brought together and solved for the currents in the link branches connecting the subnetworks. These link currents are then injected back into the individual (isolated) subnetworks to take into account that the subnetwork is not isolated.
Some of the most important earlier work on network partitioning techniques includes the concept of diakoptics developed by Gabriel Kron back in the 1950's [23] , [24] and the concept of modified nodal analysis (MNA) by Ho, et al. [25] . The MATE framework partitions the network solution into nodal and branch equations as in MNA, but in MATE the branch equations are means for interfacing subnetworks that have been solved with different solution techniques and that are represented by Thevenin equivalents at the moment of performing the simultaneous global solution.
This paper is organized as follows. Section II reviews the derivation of MATE as a reference frame for the presentation of the multirate simulation technique introduced in Section III. Results are presented in Section IV, showing the efficiency and accuracy of the proposed latency method, and finally conclusions are stated in Section V.
II. MATE PARTITIONING SOLUTION
MATE's conceptual framework and detailed equations are presented in [20] - [22] . Here we review those aspects of the formulation needed to explain the proposed multirate solution. If only N visible nodes from an internal linear subsystem are needed to connect to an external system, then a Thevenin source vector and a Thevenin impedance matrix are enough to represent the internal linear subsystem with regards to its interactions with the external system. After the solution of this reduced system of size , voltages and currents in the full internal linear system can be updated by injecting current sources equal to the currents that flow in the links connecting the internal and external system.
Consider the schematic network shown in Fig. 1 . This network consists of two subsystems connected by two links identified as . Subsystem 1 has a total of " " nodes, whereas subsystem 2 has a total of " " nodes.
The following notation is used. 
A. MATE's Nodal Equations
If none of the links indicated in Fig. 1 existed, we would have two independent subnetworks, 1 and 2. The corresponding nodal equations would be as follows (1) Branch equations should now be added in order to represent the links in the original interconnected network.
B. MATE's Branch Equations
For discrete-time solutions, the branch equations have the general form (2) corresponding to the equivalent circuit represented in Fig. 2 , where discretized equivalent resistance (dependent on the integration rule); equivalent history voltage source (dependent on the integration rule).
The value of and depend on the type of element and on the integration rule used (e.g., trapezoidal, backward Euler). This representation is very well known in circuit simulation programs like the EMTP and SPICE. Table I summarizes the representation of basic , and elements. Clearly, any series combination of R, L, and C elements can also be implemented as a link just making sure that the correct equivalent resistance and history voltage source are calculated.
Two special conditions may also occur for the link. 
The transmission-line model effectively decouples the subnetworks connected to the sending and receiving ends of the line. Therefore, no branch equation needs to be written when the network decoupling is performed through a transmission line.
C. MATE's Combined Nodal and Branch Equations
The node equations of subnetworks 1 and 2 can be combined with the branch equations in a "common container" as follows: (5) 
Multiplying the first two rows of (5) respectively by and , this equation can be rewritten as (8) where (9) The link currents are obtained from the last row in (8) (10) The components of and are respectively the Thevenin source vectors and . Similarly, the components of and are respectively the Thevenin impedance matrices and . For the complete MATE solution, the following procedure is adopted.
1) Obtain the steady-state solution of the complete network (at ). 2) Build the admittance matrices for subnetworks 1 and 2 as if they were completely independent. 3) Advance the solution time by . 4) Update the history source terms for subnetworks 1 and 2. 5) Solve for the internal node voltages of subnetworks 1 and 2 still considering both completely decoupled. 6) Solve for the link currents and using the node voltages calculated in step 5. 7) Update the internal node voltages of subnetworks 1 and 2
by injecting the link currents and into the corresponding nodes. 8) Go back to step 3 until . 
III. DIRECT METHOD CIRCUIT LATENCY EXPLOITATION UNDER MATE'S FRAMEWORK
MATE's concept of linked Thevenins provides the framework for latency exploitation with simultaneous solution discussed in this paper and introduced previously in [27] , [28] . If the part of the network that needs to be simulated in detail (with a small time step) is isolated into a subsystem, whereas the rest of the network forms one or more subsystems, branch tearing can be performed at the links connecting the distinct subsystems. The multinode Thevenin equivalent reduction process can then be applied to the subsystems. Since our main concern here is to show how the interconnection of the fast and slow subnetworks is dealt with, only two subsystems are considered throughout this section: one representing the fast subnetwork and the other representing the slow one. However, the application to any number of subnetworks can be performed in a straight forward way by following the derivation presented in Section II. Fig. 4 depicts a schematic diagram showing the interconnection of a fast and slow subsystem through a pure resistance. Each subsystem contains any combination of lumped and distributed elements as well as voltage and current sources.
An important observation should be made before we proceed. It is often not true that individual subsystem components can be characterized in an absolute way as being either "slow" or "fast," since normally all dynamic modes are present in all state variables. Even if slow and fast modes are clearly identified in a general lumped RLC network it may be difficult to identify state variables as depending predominantly on slow modes. If a state variable is incorrectly supposed to be slow but actually has a strong dependency on fast modes, then latency exploitation may result in erroneous results. It is not within the scope of this paper to present a generalization of the latency method for general lumped networks. Some ideas, however, have been presented in [29] where the calculation of the "participation matrix" is proposed in order to verify if the network partitioning is adequate for latency exploitation. The participation matrix only depends on the right and left eigenvectors associated with each mode of the system and each element of this matrix is a measure of the influence of each mode in each state variable. It is then possible to verify if the network partitioning employed would provide accurate results or not.
The multirate method as presented in this paper is therefore intended for networks where there are some truly valid, perhaps physically based, reasons for considering a subsystem to be "slow." Fortunately, in many practical circuits varying from VLSI designs to power systems applications, this assumption is generally true. In the power systems field, high-voltage direct current (HVDC) converters and pulsewidth modulated (PWM) inverters are examples where it is known that the system can be split into fast and slow subsystems. Transmission lines also usually allow the linking of a fast and slow subsystem as long as the time step employed in the slow subsystem is less than the traveling time of the line. In the next section, simulation results will be shown for these case examples.
For the sake of simplicity, the large integration step is defined as an integer multiple of the small one (11) where is a positive integer, larger than unity and and are, respectively, the large and small time steps. Fig. 5 shows the timeline of the simulation at a general time interval.
At instants multiple of the large time step , both the slowvarying and the fast-varying subsystems are solved. These are the instants when the solutions are resynchronized. At the small time steps within the large step only the fast-varying subsystem is solved. Care should be taken on determining how to represent the slow subsystem when only the fast one is solved. Since slow-varying subnetworks are not in general completely latent it would be incorrect to entirely neglect their contribution for the solution of the fast-varying subnetworks. Also, when the solution is resynchronized, i.e., when the entire network is solved, the variation of the fast subnetwork solution through a complete interval should be taken into account for the solution of the slow subnetwork. This way, significant sampling errors may be prevented or at least reduced [30] . The solutions proposed to overcome these difficulties will now be presented in detail.
A. Thevenin Equivalent Interpolation for the Fast-Varying Subsystem Solution
As previously discussed, a critical aspect of exploiting latency is the evaluation of the contribution of the latent subsystems to the solution of the fast-varying subsystems. There have been approaches where the effects of latent subcircuits have been modeled with polynomial extrapolation [13] or by developing elaborate implicit integration methods [14] . However, numerical extrapolations are inherently inaccurate for predicting solutions in fast-varying electrical networks, and our focus is to exploit latency using simple implicit integration methods like trapezoidal and backward Euler. Through the framework provided by the MATE technique, it is possible to take into account the contribution of the latent subcircuit using only numerical interpolation for linear systems. Alternatives for nonlinear systems are discussed in the conclusions and in the Appendix.
From Fig. 4 , it is readily observed that the link current can be calculated if both subsystems are first transformed into their respective Thevenin equivalents, as discussed in Section II. This representation is shown in Fig. 6 . The Thevenin equivalent voltage source represents the combined effects of the independent voltage and current sources together with the history sources existent in the original network.
After a particular solution instant, when the complete network has been solved, there will be a number of solution steps (depending on the ratio ) when only the fast subsystem needs to be solved. Thus, the representation of the slow subsystem as a Thevenin equivalent seems to be very adequate. If the Thevenin equivalent were to be maintained constant throughout the simulation interval , the latent subnetwork would be represented as completely dormant, resulting in a possibly inaccurate solution. If, however, a varying Thevenin equivalent is employed for the latent subnetwork at each small time step , accuracy can be significantly increased. The network representation of Fig. 6 allows for latency exploitation using noniterative solution methods and numerical interpolation techniques instead of extrapolations. The link current at any particular time instant can be calculated as (12) and once the link current is obtained, the internal node voltages can be updated by following the MATE technique.
A varying Thevenin equivalent can be easily implemented as follows. The Thevenin equivalent voltage source of the slow subnetwork is a function of the independent voltage and current sources, and the history sources within this subnetwork. It can be expressed mathematically as (13) where is the vector of all independent voltage sources, is the vector of all independent current sources, and is the vector of all history sources within the subnetwork. The history sources only depend on the node voltages and branch currents determined at the previous large time step as in (14) where is the vector of known node voltages and is the vector of known branch currents.
As soon as the global solution is obtained at, for example, , the history sources of the slow varying elements at may be evaluated by applying (14) . Also, the values of the independent voltage and current sources are a known function of time. Therefore, after substituting (14) in (13), it is possible to evaluate the Thevenin equivalent voltage source of the slow subnetwork at without having to run through the small integration steps .
After determining the value of the Thevenin equivalent voltage source of the slow subnetwork at , it is possible to calculate the values to be used for each small integration steps within the large time period through a simple interpolation process. With the assumption that the latent subnetwork is varying slowly throughout the interval (otherwise the integration step itself would have to be decreased), a linear interpolation of the Thevenin equivalent voltage source is adopted. This procedure is consistent with the trapezoidal discretization solution. Fig. 7 shows how the interpolation procedure works, assuming, for example, . In Fig. 8 the network representation of Fig. 6 is repeated but now with the indication of how each network component is represented for the calculation of the link current at time instants when only the fast subnetwork is solved in detail. 
B. Double Link Current Injection at Resynchronized Solution Points
Whenever it is time to solve for the entire network (at every instant multiple of the large time step ) the history sources for both the slow-varying and the fast-varying subnetworks should be updated. For the slow-varying subnetwork, the last solution was calculated at the instant so the history sources are naturally updated with the values at this time instant. The fast-varying subnetwork however, has been solved times, according to (11) during a complete cycle. The last calculated solution at is therefore not representative of the fast subsystem's variation from the viewpoint of the slow subsystem. An average of the solution of the fast subsystem variables obtained through the complete cycle would be more accurate. On the other hand, the evaluation of an average for all fast variables would require many calculations, therefore, defeating the very purpose of latency exploitation. A compromise solution may be reached by averaging only the Thevenin equivalent voltage source of the fast subnetwork (which is a fast variable anyway) and using it to update the node voltages of the slow subnetwork.
The way to implement this solution is to perform a double system update at the resynchronization instants. The history sources of the fast components are updated from the solution obtained at , i.e., from the last calculated solution for this part of the network. Different link currents are then evaluated according to the part of the network that is going to be solved. For the fast subnetwork solution the link current is simply calculated according to (12) . However, for the slow subnetwork, first the average of is obtained through a complete cycle, so that the variation of the fast-varying elements during the cycle is taken into account. This approach prevents the quasi-randomness of taking into account only the single value of the last calculated solution of the fast subnetwork. This average of ) is calculated as follows:
The link current that is going to be injected into the slow subsystem is now calculated with substituted by . Fig. 9 illustrates the situation.
Although only two different time scales are addressed in this formulation, the extension of the latency technique proposed in this paper to multiple time scales is quite straight forward as long as the time steps form a sequence in which the smallest integration step is a submultiple of the second smallest one, which is in turn a submultiple of the third smallest one, and so on. Only at time instants multiples of the large integration step would the complete network be solved together. At all other instants, those subnetworks with an integration step that is a submultiple of the actual time instant would be solved in the way shown in Fig. 8 for the fast subsystem, in this particular situation of double-rate simulation. Other subnetworks would be represented by their corresponding interpolated , as also shown in Fig. 8 for the double rate simulation case. Future work is intended in order to allow the use of time steps that do not follow this pattern.
IV. SIMULATION RESULTS

A. Latency Exploitation on Circuits Containing Lossy Transmission Lines
The circuit shown in Fig. 10 was simulated. This circuit contains two slow areas and one fast area interconnected by lossy transmission lines. The system is energized at by applying a sinusoidal voltage with frequency 60 Hz and amplitude 1.0 V. The fast transients are triggered by applying an initial charge of 1.0 V to the capacitor of the fast load.
The single phase transmission lines are the links of the network and the fast and slow areas are simulated with different integration step sizes. The lengths of each transmission line are indicated in Fig. 10 . They have been modeled as lossy by lumping its total distributed resistance half at each line end. The line model itself is as indicated in Fig. 3 . The time step employed for the slow parts is 15.0 s, while the time step adopted for the fast part is 1.0 s in order to represent the fast dynamics accurately. The trapezoidal integration rule has been adopted for this circuit simulation. Fig. 11 shows the voltage obtained across the fast capacitor for both the single-time-step and the two-time-steps solution.
The results obtained with the double-time-step method are indistinguishable from those obtained with the single step one. Since the transmission lines are lossy, the fast transient is strongly attenuated as it travels down the lines. For this reason, the voltages at the slow part of the network will not present any significant high-frequency components. Fig. 12 shows the voltage across the inductance located in the slow part 1 again for the two distinct simulation cases. The results agree quite well despite a faster decay of the voltage for the two-time-steps case at the initial transient.
It should be emphasized that if the transmission lines were lossless, the fast transient would have propagated with no attenuation to the slow areas. In this case, the latency methodology would not accurately reproduce the fast transients superimposed on the slow system; it would superimpose the average of their effect instead. In many cases, the average of the fast transients is all that is needed in the slow system. In order to show this point, Fig. 13 depicts once again the voltage across the inductance located in the slow part 1 now considering the lines to be lossless.
Although the fast transient cannot be reproduced with a high degree of accuracy, especially the steep peak at ms, the method proposed is capable of following the behavior of the signal in a much better way than if the simulation were performed with a large time step of 15.0 s. Fig. 14 shows the results obtained in this situation.
The double-time-step method is capable of following relatively well the time constant associated with the attenuation of the fast transient, something that is not possible to attain when simulating the network with a single and large integration step.
An assessment of the computational complexity is needed in order to verify the efficiency of latency exploitation. This particular network contains four elements for which history sources must be evaluated (three inductances and one capacitance). Six history sources must also be evaluated for the transmission lines (two for each line). When a simulation with a single time step is performed, these ten history sources must be evaluated at every step. If the simulation is performed with the two-timesteps method, then only four history sources would need to be updated at every small time step (the capacitance and the inductance located in the fast part of the network plus the two history sources for each of the transmission lines terminating in this fast part). In terms of node voltages, the whole network contains a total of twelve nodes with unknown voltage values (it must be remembered that in comparison with the figure some more nodes appear due to the lumping of the transmission line resistances at each end of the lines). Among these twelve nodes, eight are located within the slow parts of the network and are evaluated only at every large step . The other four nodes are located within the fast part of the network and need to be calculated at every small time step . It should be remembered that the Thevenin equivalent voltage sources for each of the slow parts of the network are evaluated at every small time step, as explained in Section III-A. Table II shows the number of floatingpoint operations performed for each situation in order to execute the simulation up to 1.0 ms. The codes have been written in MATLAB version 6, both for the double-and single-time-step methods for fairness of comparison.
The single-time-step alternative requires approximately 70% more FLOPS than the double-time-step case even for this small network. The latency method will show significant more gains compared to the traditional single-step simulation in the case of larger networks containing, for example, several transmission lines separating a fast subnetwork from the rest of the system.
B. Latency Exploitation on a Rectifier Bridge
Power electronics-based networks are usually well suited for multirate simulations since the switching devices operate at frequencies much higher than the remaining part of the network. To correctly represent the dynamics of the switching valves, a time step of 50 s is normally adopted in order to correspond to approximately one electrical degree at a frequency of 60 Hz. However, adopting such a small time step for the complete network may result in a significant waste of computational resources, since the rest of the network could usually be simulated with much larger step sizes, in the order of hundreds of microseconds. Reference [31] describes an approach where the time step size is reduced for the converter part of the network whenever a commutation is detected. The authors however, have used a state variable formulation to integrate the differential equations of the converter. Although this approach provides the flexibility of readily changing the time step during a run, it has the inherent drawback associated with the difficulty of writing code for the generation of state equations given the network connectivity information. For proper processing, graph theory must be used, which requires a special sequence in which the elements are taken to form the normal tree [32] .
If the modified nodal formulation is used instead, as it is currently done in almost all circuit simulators, then the approach described in [31] would have the limitation of requiring the recalculation of the whole conductance matrix whenever a switching is detected.
In this paper, latency is exploited on a three-phase twelvepulse diode rectifier bridge, commonly employed for HVDC transmission (in fact thyristors are normally used, but for the purposes of this paper it is sufficient enough to employ diodes). Fig. 15 depicts the network.
In this case, the links are the short circuit transformer inductances included to take into account the non-ideal commutation of the diodes, the load resistance and the short-circuit between each six-pulse rectifier bridge. The diodes are numbered in their traditional firing sequence for each of the six-pulse bridges. Even though diodes are nonlinear elements, they can be modeled as piecewise linear for power system studies. Since their internal details are usually neglected, they can be visualized as a simple switch that is either open or closed [32] . In our studies the diodes are modeled as a high value resistance if open or a low value, if closed . As indicated in Fig. 15 , the ac part of the network is the slow sub- system and will be simulated with a time step of 500 s while the bridge is simulated with the time step of 50 s. Another partitioning is performed in order to separate the two six-pulse bridges as also indicated in Fig. 15 . The advantage of this segmentation is that the conductance matrices corresponding to all possible valve combinations may be pre-calculated and stored in computer memory [33] . Consequently there is no need to re-triangularize the bridge matrices whenever a switch changes state. The pre-calculated matrix is simply picked up from computer memory based on the results of the previous solution step.
, and form a three-phase balanced voltage source of amplitude 163 kV and frequency 60 Hz.
is included in order to represent the inverter as a constant voltage source of amplitude 484 kV The backward Euler integration rule was adopted for the simulations since it does not introduce numerical oscillations at discontinuities [32] , [34] . This is of critical importance in the simulation of power electronics devices. Recently, a method based on a hybrid approach (piecewise transients analysis joined by dc analysis) has been proposed in order to avoid numerical difficulties associated with switching events [35] . This approach is particularly interesting when nonlinear solution methods are employed for the entire network. However, as explained in the Appendix, this is not usually the philosophy followed in power system transient simulators. Table III shows the values adopted for the network elements. Fig. 16 presents the three-phase and the rectified voltages obtained when a single time step of 50 s is adopted for the whole network and also when a time step of 50 s is adopted for the rectifier bridge whereas a time step of 500 s is used in the ac part of the network. Fig. 17 presents the rectified voltage enlarged so as to facilitate the comparison between the traditional approach of a single integration step and the double-time-step methods.
The results obtained with the double-time-step method are in good agreement with the traditional single step approach, except for a very small phase shift and for the spurious voltage spikes that appear in the rectified voltages which are due to the actual commutation happening in-between solution steps. Over the past few years, there have been many contributions in order to eliminate or at least reduce the amplitude of these spurious spikes in simulations. The proposed solutions are usually based on linear interpolation of the current through the diodes so as to detect the zero crossing as precisely as possible [36] - [38] . Its analysis, however, is beyond the scope of this paper. Fig. 18 Fig . 18 . Current commutation between diodes 1 and 3 for the single-time-step (1t = 50 s) and for the double-time-step solutions (1T = 500 s and 1t = 50 s).
shows the current commutation between diodes 1 and 3 for the single and double-time-step methods.
Once again, the results obtained with both approaches are very similar. Latency exploitation has therefore been validated in terms of accuracy for the rectifier bridge. If the rectifier bridge had been simulated with a time step of 500 s, the accuracy of the switching devices would be limited to about 10 electrical degrees, a value completely unacceptable for the simulation of rectifiers and/or inverters.
The whole network contains ten elements for which history sources must be evaluated: three inductances representing the generator reactances, six inductances representing the transformer reactances and one inductance accounting for the smoothing reactance in the dc side of the network. Seven of these history sources must be evaluated at every small integration step (the one related to the smoothing reactance and the six related to the transformer reactances, which are also the linking branches between the fast and slow subsystems). Only the three history sources associated with the generator reactances are calculated at every large time step . In terms of node voltages, the whole network contains twenty three nodes. Twelve of these nodes are located in the slow subnetwork. Meanwhile, in the fast subnetwork, there are six nodes forming the top six-pulse bridge and five nodes forming the bottom six-pulse one (the top bridge has one more node due to the presence of the smoothing reactance). Table IV shows the number of floating-point operations performed for each situation in order to run the simulation up to 0.2 s. The codes once again have been written in MATLAB version 6, both for the double-and single-time-step methods for fairness of comparison. Sparsity has been exploited in both cases.
The single-time-step alternative requires approximately 80% more FLOPS than the double-time-step case. A more significant 
V. CONCLUSION
This paper presented the concept of latency exploitation within the context of a simultaneous solution without iterations. The implementation is based on the latent behavior of slow subsystems represented with an interpolated Thevenin equivalent. The MATE concept of a common simultaneous solution of the links subsystem which connects individual subsystems that are internally solved with different solution techniques provides the global solution framework. With MATE, a network containing both slow and fast subsystems can be partitioned and distinct integration step sizes can be used for the simulation of each individual subsystem.
In the methodology presented, the contribution of the slow part of the network is taken into account when solving only for the fast part by an interpolation of its Thevenin equivalent voltage source. The variation of the fast subsystem through a complete large time step is accounted for by injecting a link current that is the average of all the link currents calculated during the slow subnetwork solution step interval.
Circuit latency has been exploited using robust direct integration methods like backward Euler and trapezoidal instead of the more traditional iterative methods, making the approach useful for real-time simulation.
Two electric networks have been simulated using the proposed latency technique. The first case consisted on a network containing lossy transmission lines separating a fast subnetwork from the rest of the system while the second case consisted on a twelve-pulse rectifier bridge where a small time step is employed for the correct simulation of the switching of the diodes, whereas a large time step is used for the ac part of the network. Accuracy was maintained and there was a gain of about 70%-80% in the number of floating-point operations when latency is exploited. Additional improvements are expected for larger size networks.
The MATE simulation method and its associated latency exploitation technique has its main advantage when there are not too many interconnecting links between fast and slow subnetworks. When this is not the case, the processing time for solving the link equations and injecting the link currents into the subnetwork may not be justifiable when compared to a complete network solution using sparsity techniques. For large systems, network partitioning should be performed judiciously. A recent work [39] has focused on the task of efficient network partitioning in order to minimize the number of links derived from the partitioning. This approach should be particularly important in a PC cluster environment where the network partitioning could be optimized for an efficient task assignment to each processor.
For future work, the authors are considering latency exploitation in networks containing truly nonlinear elements. If the nonlinear elements can be grouped into subsystems through the MATE technique, then only these nonlinear subnetworks would need to be solved iteratively, for example using the Newton-Raphson method. In the Appendix, the necessary steps for the inclusion of nonlinearities for latency exploitation under the MATE framework are described. The authors also intend to exploit latency in other mixed-solution environments, such as when subsystems are solved with different integration techniques [40] . For example, if all important electrical information in one or more subnetworks is steady-state and it can be adequately solved using a quasi-steady-state phasor solution (as normally done in machine stability studies), while a traditional transient solution is required for a particular subnetwork, then considerable savings in simulation time can be achieved.
APPENDIX
The purpose of this section is to discuss the possible inclusion of nonlinear elements for latency exploitation within the framework provided by the MATE technique. Even though the examples presented in this paper are limited to linear or piece-wise linear systems, as in the ideal modeling of diodes, true nonlinearities can be treated in a relatively straight forward way for latency exploitation under the proposed method. In power system transients studies the network usually contains only a few nonlinear elements generally with the purpose of modeling metal oxide surge arresters and saturation in transformers and reactors. It is therefore more sensible to modify the well-proven linear methods to accommodate nonlinear elements than to use less efficient nonlinear solution methods for the entire network. This is the philosophy that has been followed in EMTP-type simulators [26] . One of the schemes that has been used with great success is the compensation method [41] , which is well adapted to the MATE concept.
In compensation-based methods, the nonlinear elements are essentially simulated as current injections which are superimposed on the linear network after a solution without the nonlinear elements has first been found. There may be some rare situations where a network solution without the nonlinearity is impossible (when no open circuit solution exists). Such cases become solvable if the nonlinear branch is split into two parallel branches, one with a linear characteristic to permit the open circuit solution, and the other with a modified nonlinear branch.
If compensation-based methods are used for the inclusion of nonlinearities then it is possible to exploit latency by following the method presented in the paper either if nonlinear elements are part of the slow or fast subnetworks.
Initially, for illustration, only one nonlinear element is considered in a subnetwork. The inclusion of more nonlinearities is, however, quite straight forward and will be discussed subsequently. Fig. 19 shows one nonlinear element connected to a linear network at nodes and .
This nonlinear element may form one particular subnetwork by itself or it may be part of a larger subnetwork containing linear elements as well. The compensation theorem states that this nonlinear branch can be excluded from the network, and be simulated as a current source instead. This source leaves node and enters node if the nonlinear element is treated as a load. From a general point of view, the nonlinear element may be considered as a sub-subnetwork within an original subnetwork. The current must fulfill two equations, namely the network equations of the linear part, which is the instantaneous Thevenin equivalent circuit between nodes and (16) where subscript "0" indicates solution without the nonlinear branch, and the relationship of the nonlinear branch itself (17) The solution without the nonlinear branch is in fact one of the steps performed in the MATE solution, equivalent to the solution of the subnetworks considering them completely decoupled (open circuit voltage ), and the Thevenin equivalent resistance between nodes and also results directly from the MATE formulation as shown in Section II. Equations (16) and (17) are then solved simultaneously for using, for example, Newton-Raphson's method. The final solution is then found by superimposing the open-circuit solution to the link current also in the way previously discussed in the MATE formulation (18) where vector of node voltages; vector of node voltages without the nonlinear branch; vector of Thevenin equivalent resistances.
If there are two or more nonlinear elements in a subnetwork, then Thevenin equivalent resistances for each pair of nodes , connected to the nonlinear elements must first be found (where is the number of nonlinear elements, and varies from 1 to ). The solution without the nonlinear branches is calculated in the same way as before but now the simultaneous solution of nonlinear equations is required (19) where , and are vectors and is an matrix. The final solution is then found by superimposing the link currents (20) where are vectors, where is the number of nodes in the subnetwork Once again, the solution can be obtained in a straight forward way by following the MATE formulation and using the Newton-Raphson method for the simultaneous solution of the nonlinear equations.
